To enable power-efficient object recognition of mobile intelligent robots, 81.6GOPS object recognition processor is proposed. Based on analysis of Scale Invariant Feature Transform (SIFT) algorithm, architecture of the proposed processor is designed to support both task and data level parallelism. 10 Processing Elements (PEs) are integrated for task parallelism, and each PE is equipped with SIMD instruction for data parallelism as well. In addition, Visual Image Processing memory replaces complex local maximum pixel search operation with a single read operation for further performance gain. With the proposed processor, we also realized vision platform for real-time SIFT computation of mobile robots. The chip operation is tested up to 200MHz and consumes 540mW in the vision platform at 1.8V supply voltage and 100 MHz operation frequency.
INTRODUCTION
Recently, autonomous navigation has become a mandatory function of mobile intelligent robots and previous works based on Simultaneous Localization and Mapping (SLAM) algorithm [1] [2] [3] [4] has tried to realize it. In the SLAM, Scale Invariant Feature Transform (SIFT) based object recognition is widely used to improve accuracy in localization of robots [1, 2, 5, 6, 7] because the SIFT is robust to luminance and scale variations of input image.
The SIFT based object recognition requires huge computing power because it involves numerous iterations of image convolutions and local maximum pixel search operation over entire input image. For mobile intelligent robots, providing high-performance computing is very challenging because they are generally equipped with limited power supply. Previous implementations of intelligent robots rely their processing on power-hungry general purpose processors suffering from significant power overhead [1, 2, 8, 9] . For example, Pioneer 3DX [9] , which adopts state of the art laptop at the time of publication, consumes more power in its embedded computer than its mechanical movement. The operable time of such robots is limited to tens of minutes [1, 9] .
Even though few previous object recognition processor implementations are reported in [19] [20] [21] , they are all targeted for vehicular application having much relaxed power constraints. To the date, there is no dedicated processor implementation which provides sufficient performance for the SIFT computation with low-power consumption. This leads us to design a single chip application specific processor with power efficient features [13] [14] [15] and to implement robot vision system based on the implemented chip. In this work, we present highperformance vision system that consumes much less power compared to general purpose processor based vision systems.
The rest of the paper is as follows. In section 2, SIFT based object recognition is analyzed as a target application. From the analysis, desirable chip architecture and features are also discussed. In section 3, details of the proposed object recognition processor implementation is described. The chip realizes the features decided in section 2 for fast and power-efficient SIFT computation. Design and verification flow and used tool chains are also explained. After that, section 4 reports fabrication and measurement results. Design of the vision platform based on the proposed processor is described in section 5. Performance evaluation results are also covered. Finally, conclusion is made in section 6. Fig. 1 shows overall flow of the SIFT computation which is divided into (a) key-point localization and (b) descriptor vector generation stages. For key-point localization, Gaussian filtering with varying coefficients is repeatedly performed on the input image. Then subtractions among the filtered images are carried out to yield Difference of Gaussian (DoG) images. By performing the DoG operation, edges of different scales are detected from input images. After that, locations of key-points are decided by finding local maximum pixels using 3x3 search window over the entire DoG images. The pixels having local maximum value greater than given threshold become key-points.
TARGET APPLICATION: SIFT
The next stage of the key-point localization is descriptor vector generation. For each key-point location, N x N pixels of input image are first sampled and then, the gradient of the sampled image is calculated. The sample size N is decided according to the DoG image where the key-point is selected. Finally, descriptor vector is generated by computing orientation and magnitude histograms over M x M sub regions of the sampled input image.
The huge amount of computation during the SIFT computation motivates us to exploit parallelism. At first, data parallelism is revealed in the Gaussian filtering task, which single instruction is repeatedly applied to the entire pixels on the input image. On the other hand, task level parallelism is apparent in the descriptor vector generation stage. At each key-point, the processing starts with fetching N x N pixels from the input image, and the amount of subsequent computation depends on the number of pixels. Because the N varies according to the key-points, every computation workload also varies at each key-point. In such situation, supporting independent task executions of multiple Processing Elements (PEs) rather than utilizing all the PEs in SIMD mode execution is more efficient. For that reason, we adopted multi-processor architecture for the proposed object recognition processor to facilitate task level parallelism. To exploit data parallelism as well, we added an SIMD instruction for Gaussian filtering within the ISA of the integrated PEs.
We also investigated data transactions in the SIFT computation to discover requirements of the on-chip interconnection. In computing the SIFT, each of the tasks such as Gaussian filtering, DoG and local maximum pixel search reads data from its former stage task and delivers processed data to its subsequent task. Considering characteristics of such data transactions and multiprocessor architecture, it is straightforward to organize pipelined task execution on a multi-processor architecture, with proper mapping of the tasks. Therefore, supporting efficient 1-to-N and M-to-1 data transactions, which is shown in Fig. 1 (a), between stages of task level pipeline is desirable feature.
For further improvement in performance, amount of required computation is calculated for each of the SIFT tasks as shown in Fig. 2 , without regarding overhead of instruction fetching, managing data structure. Two most demanding tasks are the Gaussian Filtering and local maximum pixel search operation. Whereas the Gaussian filtering is accelerated by the SIMD instruction, large amount of cycle is consumed for loading 9 pixels and subsequent 9 comparisons and conditional branches. To reduce overhead of pixel loading and comparison, we implemented special purposes memory that reads out address of local maximum pixel in response to the center pixel address input of the search window. In summary, hardware features that are advantageous for the efficient SIFT computation is as follows For efficient 1-to-N and M-to-1 data transactions, interconnection among the 10 PEs and the 8 VIPS memories are provided by the Memory-Centric NoC [13] [14] [15] . Contribution of the Memory-Centric NoC to the power-efficient SIFT computation is reduced external memory transactions. It is enabled by facilitating pipelined execution of the SIFT tasks. The Memory-Centric NoC is composed of 5 crossbar switches, 4 channel controllers and Network Interface (NI) modules. Since most of the data transactions locally occur among the PEs and VIP memories, hierarchical star-topology instead of regular mesh topology is adopted for power and area efficiency [16] . The Memory-Centric NoC manages dynamic utilization of the communication buffers and provides memory transaction control scheme between producer and consumer PEs.
SIMD Processing Element
To accelerate Gaussian filtering tasks, special instructions for image filtering are implemented in the SIMD PE. The instructions are SDP (Sum of Dot Product) and LE (Load Extension). For the SDP instruction, 12 Coefficient Dedicated Registers (CDR) are also added to store filter coefficients. As shown in Fig. 4 , the SDP instructions calculate 8 bit 4-way SIMD multiplications and subsequent 4 additions including accumulation in a single cycle. The SDP instruction brings one operand from General Purpose Register (GPR) and the other operand from the CDR. The LE instruction is combination of 8 bit shift and byte load operation, which is designed to support seamless filter window movement over image data. Once filter coefficients and image data are stored in the CDR and GPR respectively, replacing pixels of the GPR using the LE instruction is equivalent to moving filter mask over input image when the SDP instruction follows the series of the LE instructions. By performing the SDP instruction, each PE performs 8 operations in a single cycle and its operation frequency is designed to 200 MHz. As a result, the 10 PEs contribute to 16 GOPS of the total performance.
Visual Image Processing Memory
The VIP memory is specially designed to find location of local maximum pixel inside 3x3 search window in a single cycle. As shown in Fig. 5 , searching local maximum pixel Fig. 6 . In the VIP memory, 12 rows by 32 columns of 32 bit pixels are stored which result in total 1.5KB capacity. To compare 9 pixel values in one cycle, every row is interleaved into 3 banks so that bank number assigned for each row is decided by modulo-3 operation. Three pixels in the same row are first compared inside the bank, then results from 3 banks are compared again to find local maximum pixel among 9 pixels. Address of local maximum pixel is automatically generated according to the comparison result by address generation unit. At each bank, 3 Comparison Amplifiers (CA) are integrated into every 4 bit line pairs to read 3 pixel values simultaneously. The transistor size of the CA is smaller than normal sense amplifier because it does not drive long capacitive DB lines.
To minimize area overhead of comparison logic in the memory, Bitwise Competition Logic (BCL) [17] is also devised. By adopting the BCL, transistor count of comparator is reduced from 2400 to 536 when compared to the conventional adder based comparator. More details of the VIP memory is described in [18] .
Design & Verification Flow
The proposed object recognition processor is designed by semi-custom design flow. In the case of the VIP memory, full-custom design is necessary because modification to the internal cell and sense amplifier architecture is required for integration of the comparator logic. The other components of the chip are designed based on automated design flow. The design and verification flow of the proposed processor with used EDA tools is shown in Fig. 7 . To verify cooperation of the modules designed by different design flows, we carried out verilog-nanosim co-simulation. For this simulation, gate level netlist from the automated design flow and transistor level netlist obtained from the schematic design is used together. From the co-simulation, decision on additional synchronizer design is made to cope with clock skew between synthesized modules and fullcustom design modules. It took 9 months from application analysis to tape-out with 7 graduate students.
Chip Fabrication Results
Fig . 8 shows the chip photograph and summary of implementation results. The proposed object recognition processor is fabricated using 0.18um standard CMOS process technology. The die size is 7.7 x 5 mm 2 and its operation frequency is 400 MHz for the Memory-Centric NoC and 200 MHz for other parts of the chip. Total gate counts excluding on-chip SRAMs and Visual Image Processing memories are 838.8K in terms of unit-NAND2 gates. The chip operation is separately verified up to 200 MHz and it operates at 100 MHz in our vision platform. The operation frequency of the chip is limited to guarantee stable synchronization with the FPGA in the vision Fig. 9 shows block diagram of the implemented vision platform based on the proposed processor. The platform incorporates 8 MB asynchronous SRAM and 8 MB flash memory to provide the proposed processor with working and code memory, respectively. For video image acquisition, it receives NTSC/PAL analog inputs and video input processor converts the input signal into digital RGB format. Memory controllers, UART and LCD controller are implemented as soft IPs in the FPGA for flexibility of the vision platform. In the FPGA, AHB is implemented as an interconnection structure for the system components. To reduce overhead of moving image data into the frame buffer, the LCD controller operates as a DMA device and autonomously fetches video data from the external SRAM. By adopting FPGA, observing bus signals and internal signals of the soft IPs are also possible. We used ALTERA Stratix series FPGA supporting SignalTap II logic analyzer which shows internal signal probing from the host PC, using JTAG interface. In the platform implementation, verification of each soft IPs and overall operation mainly carried out using the signal probing feature.
Vision Platform

Vision Platform Implementation
Performance Evaluations
To evaluate performance of the proposed processor, execution time of the key-point localization stage is compared for the 5 simulation cases in Table I . The execution time is measured for 320x240 pixels image. In the cases A, B and C, the SIFT tasks are sequentially executed while the 10 PEs execute each task in parallel. In the case of D and E, the different tasks are executed in pipelined manner and input image is sequentially fetched. Execution times for the 2. Fig. 11 shows vision platform implementation results. The size of the PCB is 10cm x 12cm and it is assembled on the human type mobile robot. In Fig. 11 key-point localization of the SIFT is demonstrated. In the screen shoots of the LCD, white rectangles represent localized key-points. The key-points are correctly detected on a point of human attention such as eyes and mouth of the doll in this case. The measured power consumption of the vision platform is about 2.6W when the proposed processor operates at 100 MHz consuming 540mW.
Vision Platform Realization
Conclusion
For power-efficient object recognition of mobile intelligent robot, 81.6 GOPS object recognition processor is implemented. Vision platform for mobile robots is also realized using the proposed processor as a main component. Compared to the around 14W power consumption in [9] , the SIFT computation is realized with much lower power consumption in 2.6W.
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